Abstract-This paper presents the testing results of an allsilicon carbide (SiC) intelligent power module (IPM) for use in future high-density power electronics applications. The IPM has high-temperature capability and contains both SiC power devices and SiC gate driver integrated circuits (ICs). The hightemperature capability of the SiC gate driver ICs allows for them to be packaged into the power module and be located physically close to the power devices. This provides a distinct advantage by reducing the gate driver loop inductance, which promotes highfrequency operation, while also reducing the overall volume of the system through higher levels of integration. The power module was tested in a bridgeless-boost converter to showcase the performance of the module in a system level application. The converter was initially operated with a switching frequency of 200 kHz with a peak output power of approximately 5 kW. The efficiency of the converter was then evaluated experimentally and optimized by increasing the overdrive voltage on the SiC gate driver ICs. Overall a peak efficiency of 97.7% was measured at 3.0 kW output. The converter's switching frequency was then increased to 500 kHz to prove the high-frequency capability of the power module. With no further optimization of components, the converter was able to operate under these conditions and showed a peak efficiency of 95.0% at an output power of 2.1 kW.
I. INTRODUCTION
The growing number of electronic devices in mobile systems, such as electric vehicles (EV) and plug-in hybrid electric vehicles (PHEV), increases the demand for power electronics on-board the vehicles. High-density power electronics are required to accommodate the electrical demand while minimizing the impact on the vehicle. One method for achieving high-density power electronics is through highfrequency operation. This allows for a reduction in the size of magnetic components, such as inductors and transformers, as well as passive filtering components, such as capacitors. A second method for densification is by operating the system at elevated temperatures. The size and or complexity of the thermal management system, in most cases a heat sink, can be minimized if the circuitry can operate at higher temperatures. Also, the need for water chiller plate cooling can be eliminated. A third method for volume reduction can be found through high levels of integration for integrated circuits (ICs), power modules, and system level packaging. In order to maximize these effects and minimize converter volume, high-frequency and high-temperature capable components with high levels of integration are required.
Silicon carbide (SiC) is a semiconductor material that can operate efficiently in high-temperature environments [1] and at high switching frequencies [2] . These properties make SiC devices ideal for high-density applications. SiC power devices are widely commercially available and are being researched for use in high-performance power electronic systems [2] [3] [4] [5] [6] . An example of the volume reduction that can be achieved by using SiC power devices is shown in Fig. 1 where a prototype onboard battery charger [6] is compared to a commercial onboard charger that is installed in the 2010 model Toyota Prius Plug-In Hybrid. The prototype on-board battery charger, which was designed under the same project as the work presented here, showed very high-density, however, it utilized silicon gate driver ICs. Unlike the SiC power devices which are capable of 225 °C, the commercial silicon gate driver ICs can only operate at 125 °C. The lower operating temperature of the gate driver ICs required them to be located on a separate board above the power module. Ultimately this reduced the performance of the gate driver circuit by adding inductance to the gate loop while also increasing the volume of the system. A high-temperature capable, high-performance gate driver will allow for further densification of power electronic systems. These devices would enable a new breed of intelligent power module (IPM) that would contain both the power devices as well as the gate driver ICs on the same substrate in close physical proximity. Such an IPM would reduce the size of the overall system by increasing the level of integration while also providing critical electrical advantages. The close proximity of the gate driver ICs to the power devices would provide the lowest gate loop inductance and maximize the switching performance of the power devices. To realize an IPM such as this requires a high-temperature capable gate driver with the voltage and current capability required to efficiently drive SiC power devices. This paper presents an IPM that utilizes a SiC gate driver to achieve a highly integrated, all SiC solution. The IPM is developed and then tested in a bridgeless-boost converter. The operation of the IPM is verified and an optimized efficiency of 97.7% was measured at a switching frequency of 200 kHz and an output power of 3.0 kW. The limits of the IPM were then pushed and the converter was operated at a switching frequency of 500 kHz where a peak efficiency of 95.0% was measured.
II. SIC GATE DRIVER INTEGRATED POWER MODULE

A. SiC Gate Driver
The SiC gate driver utilized in this work was fabricated in a 2-μm 4H-SiC process selected to enable future die level integration with a SiC power MOSFET. Limitations in this power device optimized process restricted the devices available for use in the gate driver circuit to n-channel MOSFETs and resistors. The simplified driver architecture is shown in Fig. 2 and is the second generation of a previously reported gate driver [7] . The input uses four inverter stages (X 1 -X 4 ) to amplify the 5V logic-level input signal to sufficient levels for the output stage buffers (X 5 and X 6 ). The totem pole output stage is composed of an n-channel pull-down device (M PD ) and a source follower pull-up device (M PU ), sized to sink and source the high-currents required for high-frequency switching of a power SiC MOSFET. The use of multiple supplies enabled the optimization of each of the primary functional blocks. The gate driver output rise time was improved by overdriving the gate of the output source follower stage, facilitated by a separate connection to of the power supply to X 6 (V dd-OD ). The output voltage level of the circuit is defined by the voltage rail of the output pull-up device (V dd-OS ). A significant improvement in the output rise time was obtained by connecting the source and body of the output stage pull-up device, thus minimizing the associated body effect. Since an nwell process was used for this work, isolation of the pull-up device body from the negative rail required use of a separate body-isolated MPU device die to implement the necessary source-body connection.
B. Power Module
The SiC gate drivers were packaged into a full bridge power module designed specifically for high-frequency and high-temperature operation [8] . The IPM uses a hightemperature PCB that is attached directly to the power substrate. This PCB contains high-frequency capacitors as well as power and signal connection points for the IPM. The location of the capacitors minimizes the loop inductance in the power path which in turn maximizes the switching performance of the module. By placing the capacitors directly on the module almost all voltage overshoot associated with switching events is eliminated. The original prototype, dubbed the X-5 which did not contain gate drivers, was modified slightly to accommodate the additional die area needed for the SiC gate drivers on the substrate. It was also further optimized to maximize the thermal and electrical performance of the integrated system. The two high-side quadrants (Q 1 and Q 2 ) are populated with a single 20 A SiC Schottky diode per position. The two low-side quadrants (Q 3 and Q 4 ) contain two parallel SiC MOSFETs and one antiparallel 20 A SiC Schottky diode per position. The IPM is shown in Fig. 3 .
III. BOOST CONVERTER The X-5 power module with integrated SiC gate drivers was designed specifically for use in a bridgeless-boost converter. This topology is popular for grid-connected active rectifiers where high power quality is required. This topology can implement power factor correction (PFC) to minimize grid current harmonic content and make the load appear resistive. The circuit schematic for a bridgeless-boost converter is shown in Fig. 4 . Through the addition of MOSFETs to Q 1 and Q 2 , the topology is capable of bi-directional power conversion which can be utilized in future charger applications.
The selection of the bridgeless-boost topology was based on the previously designed prototype on-board battery charger that utilized silicon gate drivers [6] . The bridgeless-boost converter in the prototype charger represented the first power stage of a two stage system. This topology was selected to demonstrate the SiC gate drivers because it was deemed the lowest risk of the two stages used by the prototype charger because it requires half the number of active switch positions. Additionally this topology is hard-switched and the performance of the gate drivers was thought to provide a larger impact on the converter's switching loss and therefore overall efficiency.
The power stage was designed to replicate that in the prototype on-board charger. The same power devices, in both part number and quantity, were used and the power module packaging was very similar. The unipolar control scheme was utilized along with the same coupled inductors that share a common core. One slight difference is this hardware utilized a smaller DC-link capacitor because testing was only performed with DC operating points. Because it was only tested at DC the high capacitance required on the DC-link of the previous converter was not necessary. A summary of the power stage design components and design parameters is given in Table 1 . The bridgeless-boost converter using the modified X-5 power module with integrated SiC gate drivers was fabricated on a heat sink and is shown in Fig 5. The circuit board that is placed on top of the modified X-5 power module is responsible for galvanic signal isolation and provides convenient pin headers to receive logic level gate driver commands. 
IV. EXPERIMENTAL RESULTS
A. Basic Operation
The converter was tested by applying a DC input voltage and resistively loading the output. Device S 3 was modulated and S 4 was held on to conduct current. This emulates operation under a positive half cycle of an AC input voltage. The duty cycle was selected to boost 240 V up to 350 V. The converter was first operated under these conditions at a switching frequency of 200 kHz. The initial testing was performed with all power rails of the gate driver (V dd-LT , V dd1, V dd-OD, and V dd-OS ) connected to a common 20 V from an external power supply. The ground for the gate driver was connected to a second external power supply that biased V ss to -4 V relative to the common sources of S 3 and S 4 . The gate drivers apply 20 V to the gate of the MOSFET to turn on and -4 V to the gate to turn the MOSFET off. Waveforms highlighting the operation of the converter are shown in Fig. 6 .
B. Operation with Various V dd-OD Voltages
The performance of the gate driver with increased V dd-OD voltages was then tested to optimize the overall system performance. The converter was operated with an input voltage of 240 V, a fixed switching frequency of 200 kHz, a fixed duty cycle, and a load of 24 Ω. For this test V dd-LT , V dd1 and V dd-OS were connected to a common 20 V supply and the ground of the gate driver was again biased to 4 V below the common sources of S 3 and S 4 . V dd-OD was initially set to 20 V and then linearly increased to 30 V. It is important to note that changing V dd-OD does not change the voltage applied to the power MOSFET gate, it only affects the gate driver buffer stage. During this sweep of V dd-OD , the fall time of V ds3 was measured from 90% to 10% of the steady state voltages. These turn-on times for S 3 are plotted in Fig. 7 . Since turn-on loss is a function of the fall time, it is shown that higher V dd-OD decreases the turn on loss in the power MOSFET.
To illustrate the effect of V dd-OD , the output power level of the converter was swept by adjusting the load resistance and the efficiency of the converter was measured from approximately 1 kW up to nearly 5 kW output power. The sweeps were performed under the same previously used conditions for V dd-LT , V dd1 , V dd-OS , and V ss . Full power sweeps were conducted for V dd-OD equal to 20 V, 24 V, and 28 V. Overall a peak efficiency of 97.7% was found at 3.0 kW with V dd-OD equal to 28 V and is shown in Fig. 8 .
C. Higher Frequency Operation
The converter was then operated at a higher switching frequency to push the limits of the SiC gate drivers. This testing was performed in the same way as the previous testing at lower switching frequencies. The SiC gate driver power rails were again connected to a common 20 V power supply and V ss was again biased to -4 V. The operation of the converter was first verified with V dd-OD set to 20 V. Waveforms showing converter operation at 500 kHz are shown in Fig. 9. The resistive load was then adjusted to perform power sweeps at the increased frequency. V dd-OD was initially set to 20 V but then was increased to a maximum of 25 V. Power loss in the gate driver prevented testing at higher voltages. Full power sweeps were completed at both the 20 V and 25 V conditions. A peak efficiency under the 500 kHz condition was found to be 95.0% at a power level of 2.1 kW. These efficiency results are shown in Fig. 10 .
V. CONCLUSION
In this work an all SiC intelligent power module was presented as a solution for future high-density power electronics applications. The IPM contained both SiC power devices and SiC gate driver ICs and was designed to optimize the performance of both devices. The IPM was tested in a power electronics converter to demonstration the functionality of the module and to measure the performance of the full system. A bridgeless-boost converter was built and shown to operate as expected with DC input and output voltages with a switching frequency of 200 kHz. The efficiency of converter was measured and improved through an optimization of the overdrive voltage of the gate driver ICs. It was found that increasing this voltage improved the turn-on time of the MOSFETs and reduced the switching losses of the converter. An overall peak efficiency of 97.7% was measured at an output power level of 2.9 kW when switching at 200 kHz.
The performance of the IPM under increased stress was then evaluated by testing the converter at an increased frequency. The switching frequency was increased to 500 kHz and the converter was again found to operate properly. For this condition a peak efficiency of 95.0% was found at an output power level of 2.1 kW. The overdrive voltage corresponding to the peak efficiency was found to be 25 V. The overall efficiency for this case was found to be much lower than the 200 kHz case due to increased switching losses for the converter.
Overall this work proved the feasibility of an all SiC IPM and demonstrated its operation under realistic conditions in a power converter. Future improvements for the IPM could be made with an improved SiC gate driver manufacturing process that would allow for a CMOS output buffer stage. Additional future work could see the integration of the SiC gate driver onto the same die as the power device.
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